Texas-instruments TMS320C64x DSP User Manual Page 27

  • Download
  • Add to my manuals
  • Print
  • Page
    / 306
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 26
Video Port FIFO
Overview1-10 SPRU629
For 8/10-bit raw video, the FIFO is configured as a single buffer as shown in
Figure 17. The FIFO outputs data on the VDOUT[90] half of the bus. The
FIFO has a single read pointer and write register (YDSTA).
Figure 17. 8/10-Bit Raw Video Display FIFO Configuration
Data Buffer
(5120 bytes)
YDSTA
VDOUT[90]
64
8/10
Display FIFO
For locked raw video, the FIFO is split into channel A and B. The channels are
locked together and use the same clock and control signals. Each channel
uses a single buffer and write register (YDSTx) as shown in Figure 18.
Page view 26
1 2 ... 22 23 24 25 26 27 28 29 30 31 32 ... 305 306

Comments to this Manuals

No comments